MATLAB DESIGN HDL CODER RELEASE NOTES User's Guide Page 241
- Page / 410
- Table of contents
- TROUBLESHOOTING
- BOOKMARKS
Rated. / 5. Based on customer reviews
System Generator for DSP User Guide www.xilinx.com 241
UG640 (v 12.2) July 23, 2010
Ethernet Hardware Co-Simulation
If the Cable Location is set to Remote CSE Server, you can specify a CSE server, in form of
a host name or an IP address, followed by an optional port number:
<host name or IP address> [ :<port number> ]
If you omit the port number, the default port number is used by the CSE server.
Starting Up a CSE server
Before starting JTAG co-simulation, you need to start the CSE server on the remote
machine that connects to the target board with a JTAG cable. The CSE server can be started
by simply running the CSE server executable located in the ISE installation:
• Windows 32-bit
: <ISE_tree>\bin\nt\cse_server.exe
• Windows 64-bit: <ISE_tree>\bin\nt64\cse_server.exe
• Linux 32-bit: <ISE_tree>/bin/lin/cse_server
• Linux 64-bit: <ISE_tree>/bin/lin64/cse_server
cse_server starts a CSE server with the default port number.
cse_server -port <port number> starts a CSE server with the given port number.
- Generator for 1
- Table of Contents 3
- About This Guide 9
- Conventions 10
- Preface: About This Guide 12
- Hardware Design Using System 13
- Generator 13
- A Brief Introduction to FPGAs 14
- Note to the DSP Engineer 18
- Note to the Hardware Engineer 18
- Algorithm Exploration 19
- System Generator Blocksets 21
- Xilinx Blockset 22
- Xilinx Reference Blockset 22
- Signal Types 23
- Timing and Clocking 24
- Rate-Changing Blocks 25
- Multirate Models 25
- Hardware Oversampling 26
- Asynchronous Clocking 26
- Synchronous Clocking 26
- The Clock Enables Option 27
- The Hybrid DCM-CE Option 27
- The Expose Clock Ports Option 28
- Synchronization Mechanisms 36
- Block Masks 37
- Parameter Passing 37
- Automatic Code Generation 39
- Simulink System Period 43
- Block Icon Display 43
- Viewing ISE Reports 44
- Compilation Results 44
- System Clock Period 46
- Multicycle Path Constraints 46
- Constraints Example 47
- Clock Handling in HDL 48
- HDL Testbench 50
- Compiling MATLAB into an FPGA 51
- Simple Arithmetic Operations 52
- Shift Operations 56
- Optional Input Ports 60
- Finite State Machines 62
- Parameterizable Accumulator 63
- RPN Calculator 69
- Example of disp Function 71
- Integration Design Rules 73
- A Step-by-Step Example 75
- Simulating the Entire Design 80
- Design Tools 90
- Generating an FPGA Bitstream 93
- Implementing Your Design 94
- Table 1-1: 97
- DSP48 Block 101
- Dynamic Control of the DSP48 101
- DSP48 Macro Block 102
- UG640 (v 12.2) July 23, 2010 103
- Design Styles for the DSP48 105
- DSP48 Design Techniques 106
- C-Input Sharing 107
- Adder Trees Planning 107
- Placement 107
- Signal Length Planning 107
- Cascade Routing Buses 107
- Design Overview 110
- Run the Simulation 115
- Multiple Clock Applications 118
- Clock Domain Partitioning 119
- Crossing Clock Domains 120
- Step-by-Step Example 122
- Creating a Top-Level Wrapper 126
- ChipScope Pro Overview 130
- Real-Time Debug 135
- Bus Plot 137
- Co-Simulation 140
- Benefits 141
- Pro Analyzer 141
- Hardware/Software Co-Design 143
- Black Box Block 144
- PicoBlaze Block 144
- EDK Processor Block 144
- Memory Map Creation 146
- Hardware Generation 147
- Hardware Co-Simulation 147
- The Software Driver 148
- API Documentation 150
- Writing a Software Program 151
- Single-Word Reads 152
- Single-Word Writes 152
- Asynchronous Support 154
- Dual Clock Wiring Scheme 156
- Single Clock Wiring Scheme 158
- Troubleshooting 161
- EDK Support 163
- EDK Import Wizard 164
- Limitations 164
- Exporting a pcore 166
- Architecture Highlights 167
- 16 General Purpose Registers 167
- Flags and Program Control 168
- Input/Output 168
- Interrupt 168
- Write Software 176
- Create an XPS Project 179
- Import the XPS Project 180
- Write Software Programs 181
- Create a Testbench Model 184
- Using XPS 186
- Using Platform Studio SDK 191
- Embedded DSP Design 200
- Objectives 201
- Tutorial Exercise Setup 201
- Design Description 202
- PROCEDURE 203
- Hardware Co-Simulation Block 207
- Using Hardware Co-Simulation 225
- Choosing a Compilation Target 227
- Invoking the Code Generator 227
- Hardware Co-Simulation Blocks 228
- 2. Select 231
- 1. Click 231
- Clocking Modes 232
- Selecting the Clock Mode 232
- Board-Specific I/O Ports 233
- Interface Features 235
- Co-Simulating the Design 238
- Known Issues 239
- Setup Procedures 239
- Specifying the Cable Location 240
- Starting Up a CSE server 241
- Shared Memory Support 242
- Compiling Shared Memory Pairs 244
- Memory Type Icon 245
- Shared Memory 245
- Shared FIFO 245
- Shared Register 245
- Co-Simulating Shared FIFOs 249
- Shared Memories 254
- Adding Buffers to a Design 256
- Using Vector Transfers 262
- Valid Bit Generation 270
- 5x5 Filter Kernel Test Bench 272
- Reloading the Kernel 276
- ®/Simulink software from The 277
- Setup the PC 281
- Setup the ML402 board 282
- Install Related Software 286
- Setup the Local Area Network 286
- Setup the ML506 board 287
- System ACE™ Reset 290
- Setup the ML605 board 291
- Simulation 294
- Setup the SP601/SP605 Board 299
- Setup the ML402 Board 301
- Setup the ML605 Board 303
- Hardware Requirements 307
- Supporting New Boards 307
- SBDBuilder Dialog Box 308
- Saving Plugin Files 312
- Board Support Package Files 313
- Providing Your Own Top Level 317
- Plugins Directory 318
- Detecting New Packages 319
- Importing HDL Modules 321
- Language Selection 325
- Defining Block Ports 326
- Port Object 326
- Port Types 327
- Configuring Port Sample Rates 328
- Dynamic Output Ports 328
- Black Box Clocking 329
- Combinational Paths 330
- Error Checking 331
- Black Box API 331
- SysgenBlockDescriptor Methods 332
- SysgenPortDescriptor Methods 334
- HDL Co-Simulation 335
- ModelSim Simulator 336
- Black Box Examples 338
- /coregen_import_example2.cgp 345
- Click Next > 347
- Importing a VHDL Module 352
- Importing a Verilog Module 359
- Dynamic Black Boxes 361
- Simultaneously 363
- ModelSim 366
- Encrypted VHDL File 370
- Chapter 5 377
- HDL Netlist Compilation 378
- NGC Netlist Compilation 378
- Bitstream Compilation 379
- XFLOW Option Files 380
- Additional Settings 381
- EDK Export Tool 383
- Export as Pcore to EDK 385
- See Also: 386
- Period and Slack 389
- Path Analysis Example 389
- Timing Analyzer Features 390
- Cross-Probing 391
- Histogram Charts 392
- Histogram Detail 394
- Statistics 394
- Trace Report 394
- Improving Failing Paths 395
- Generate the Example Design 398
- Examine the Slow Paths 398
- Rescue the Design 399
- Creating Compilation Targets 401
- The xltarget Function 402
- Target Info Functions 403
- Using XFLOW 405
Related products and manuals for Software MATLAB DESIGN HDL CODER RELEASE NOTES
(618 pages)© 2020, manymanuals.com. All rights reserved. | 1.753 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals