MATLAB SIMULINK HDL CODER 1 User Manual Page 30

  • Download
  • Add to my manuals
  • Print
  • Page
    / 46
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 29
9/21/2011
30
Steps To Reduce Power
Smaller/Efficient Designs
Better Algorithm Design
Power Optimization
Smaller/Efficient
Designs
Reduce Clock Frequency
Control Subsystem Execution (enabled/triggered subsystems)
Low Power Design Libraries/FPGA Devices
64
Multi-rate Models to Reduce Clock Frequency
Power Optimization
Cycle accurate simulation and implementation
Multi
p
le or sin
g
le clock im
p
lementation
pg p
65
clk
clk_enable
enb_1_2_1
enb_1_2_0
clk_enable
Timing Controller
Page view 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 45 46

Comments to this Manuals

No comments